Abstract. In this article, a novel limiters power is designed and validated by ADS software. The new limiter is based on a mictrostrip circuit and uses M SFET transistors and Schottky diode as actives components. This Power Limiter have been optimized in two steeps: the first circuit is composed of one stage. Simulation of this circuit presents some limitation in termes of limitation rate. To improve this performance, a new circuit composed of two stages is simulated and optimized. The final circuit exhibits 25 dB of limitation rate while insertion loss is -1 dB with a threshold input power level of 0 dBm until a maximum input power level of 30 dBm.
Introduction
Currently, various types of semiconductor diode power limiters are used to imp rove the reliability and protection of communication and radar systems imp lementing high power micro wave sensitive electronic components [1] - [4] .
Generally, Po wer Limiter designs incorporate a planar-mounted PIN diodes network or Schottky diodes [5] - [8] . Figure 1 presents the classical topologies found in several scientific literatures on circuit protectors [5] - [7] , [9] - [11] . These limiters can be optimized for operating frequency ranges and power levels.
Fig. 1. Classic Power Limiter Topology
In this article, a new limiter power is designed and validated using a transistor and two Schottky diodes. The transistor operates as variable impedance that absorbs the extra power over the threshold supported by the load. While the Schottky diode functions as a signal detector and generates the DC electric current needed to bias the transistor and reducing the power threshold limit to activate the protective mode of the power limiter.
Depending on the mode of supply of the power limiters, there are two types: the active power limiters that require an external current to operate and the passive power limiters that are zero biais. In this article, the proposed design is a new passive power limiter that does not require DC current.
In the next section, the theory approach and the description of the proposed circuit will be exposed, in the validation section, the s -parameters and Harmonic simu lation results will be exposed and discussed.A comparison between the proposed circuit and other circuits in literature will be presented and commented at end.
Research Method

MES FET transistor operation
The structure of the Schottky contact field effect transistor is based on an active layer (channel) directly imp lanted in the semi-insulating substrate [12] - [14] . Figure 2 shows the cross section of a MESFET transistor. This device is composed of an insulating layer of GaAs above which, a layer of N-doped semiconductors above, a metal port called gate is connected directly to this layer. The source and drain ports are two negatively doped semiconduct or layers. The source and drain contacts have ohmic contacts in contrast to the Schottky gate contact. The length of the metal gate is typically 0.5 to 1.0 μm fo r discrete transistors but it may be 0.2 μm for integrated circuits [10] . In addition to their use as active elements in amplifiers, M ESFET Transistors are used as active devices in variable attenuators, switches and phase shifters [10] , [12] , [15] , [16] . The use of MESFET transistors in solid state passive power limiters is another application of this device [1] , [6] , [17] , [18] .
For most control applications, the MESFET is switched between a low impedance state, or a high impedance state, or pinchoff state corresponding respectively to the linear, no -linear and cutoff regions of this component. This switching is achieved by applying a negative voltage on its Gate port.
Russell Gaspari and Harold Yee [19] report four reasons to prefer FET technology over PIN diode in microwave control circu it:
1. The FET b iasing is isolated fro m RF line and needs minimal RF Ch oke 2. Possibility to achieve insertion gain rather than insertion loss 3. Switching fro m On to Off consume very lo w energy 4. The switching speed is better in the FET than the PIN diodes The basis of operation of a M ESFET is the ability to modulate the th ickness of the channel via the gate [12] . A depopulated layer of free electrons, called the space charge zone (SCZ), is created under the gate. No current can cross this layer. The region where the current can flow is therefore reduced to the fraction of the active layer that is not depopulated. In normal operating mode the drain is positively polarized with respect to the source, while the gate is always biased negatively, with respect to the source. The operation of a MESFET is summarized by the following steps [12] , [14] : At a fixed drain voltage, the negative bias of the gate has the effect of increasing the penetration of the space charge zone (SCZ) in the active layer, thereby decreasing the flow of current. When the gate voltage is sufficiently negative, the SCZ co mpletely close the channel, no longer allowing the current to flow. The transistor is then said "pinched off" and the voltage applied to the gate is then called clamp ing voltage or pinchoff voltage Vp . In high power, Schottky diode will generate a DC rect ified current. The orientation of the schottky diode relative to the gate port of the MESFET t ransistor, will allow in one direction to bias the gate by a negative voltage.
Use of MES FET transistor as limiter devices
The realizat ion of MESFET -based power limiters can be achieved in several ways [7] : The first way is presented in Fig. 3 . The M ESFET transistor is connected parallel to load with an amp litude detector such as a schottky diode [7] . The rectified DC voltage is generated when the amplitude of incident signal is detected. This voltage is applied to the MESFET gate and its impedance is modified. As a result, the output RF amplitude is decreased.
Fig. 3. Use of M ESFET parallel to the load
The second way is to connect the MESFET t ransistor in series [18] with the transmission line as shown in Fig. 4 . When the incident power is small, the M ESFET has lo w impedance and therefore the insertion loss of the limiter is negligible. Increasing the power of the input signal provides the voltage of the Schottky barrier junction created by the gate of a MESFET. When this voltage exceeds the static threshold of the Schottky barrier junction, the direct current begins to flow. Th is provides the negative gate bias voltage across the gate ballast resistor.
Fig. 4. Use of M ESFET in series
In this proposed work, The MESFET Transistors is used in a new way as depicted in Figure 5 . The MESFET is imp lanted as variable resistance R GS and R GD controlled by the voltage applied in the Gate port. 
Design Description
The proposed limiter is a passive power limiter based on microstrip line. One of them is a linear line that transmits the main signal to the load and the second line is derivated and connected at its end to Schottky diode and MESFET Transistor. The second line is used to divert a portion of incident signal when the amplitude of the signal reaches the threshold of the diodes. The Schottky diode operates as voltage controlled attenuator and current detector. Figure6 presents the proposed architecture. Co mmercial devices are used in this circuit:
• Schottky diode HSMS286B made by Avago technologies [20] • MESFET ATF21170 made also by Avago technologies [21] The commercial diode Avago HSMS286B has used in this circuit is a Surface Mount RF Schottky diode presented in SOT23/143 package [20] and suitable for incident power above -20 dBm. The HSM S286x family has been designed for RF applicat ions [17] , such as:
• DC biased small signal detectors to 1.5 GHz.
• Biased or unbiased large signal detectors (AGC o r power monitors) to 4 GHz. • Mixers and frequency mult ipliers to 6 GHz The equivalent impedance of this Schottky diode, as depicted in Fig ure7, is modeled as a combination of the variab le junction resistance (Rj), the parasitic capacita nce and parasitic series resistance (Rs). The ATF-21170 is a high performance MESFET GaAS transistor designed for use in low noise or med iu m power amplifier applications in the frequency range 0.5 -6 GHz [21] . This GaAs FET device is housed in an hermetic package with a gold-based metalizat ion. This device has a nominal gate length of 0.3 micron with a total gate periphery of 750 microns. AT21170 can d issipate a power of 27d Bm at 25°C and its channel temperature can reach 175°C [21] . The designed circuit has been optimized in t wo steps by improving in each step the limiting rate while maintain ing the insertion loss as minimu m as possible. The first circuit consists of a single stage identical to Figure 3 : a stage is composed of an antiparallel line to the main line with MESFET transistors and a Schottky dio de at its ends. In order to improve the limit ing rate of the power limiter, the final circu it is obtained by joining in series two circuits. This final circuit has been optimized to keep the insertion loss as low as possible while doubling the limit rate.
Circuit validation by simulation and discussion
The designed circuit was validated in simulat ion by ADS software to check s -parameters response and harmonic simu lation response of the circuit. Fo r the simulat ion we use a standard FR4 substrate with a relative d ielectric constant value of 4.4 and a dielectric Loss tangent value of 0.025 and a thickness of 1.6 mm. The choice of FR4 as substrate is dictated by its availability in the laboratory and its cheap cost. As the circuit has been optimized in two steps, the first ciruit is constituted of one stage. The second circuit is formed by two stages. For each steps, the layaout schematic, the s-parameters results and harmonic simu lation results will be presented and discussed.
One stage circuit
The layout of the first circuit studied is presented in Figure 8 . Figure 9 presents the s-parameters simu lation results. As shown in the figure 9, the circuit presents good matching input impedance in the ISM band. The insertion loss is around -0.9d B over [3, 3.6 Gh z]. Fig. 9 . S-parameters simulation results for S11 and S21 Figure 10 shows the output power versus input power. This circu it presents a low isolation at large signal (12 dB at Pin=30 d Bm). These Values of protection will not be considered sufficient in many applicat ions. In order to imp rove the performances of this circuit, we have simu lated a second circuit with two stages. The layout of the second optimized circuit is presented in Figure 11 : The isolation rate reaches 25 dB at 2.7 Gh z. Also the circuit presents a good stability of limitation rate across the broadband range.
Comparaison between the designed circuit and similar circuit in letterature
By co mparing the proposed circuit against power limiter topologies const ructed on a microstrip line published in the literature, the designed circuit presents an efficient and simp le solution for a passive power limiter based on MESFET transistors and Schottky diodes. The table below relates different technical characteristics of the proposed limiter with those of the scientific literature. In addition, the designed circuit shows important advantages in comparison to the state of art presented in literature:
• The circuit presents simp le construction by avoiding the need of external DC current.
•
The use of zero bias diodes reduces Johnson noise caused by DC current and improves reliability of the circu it.
• MESFET transistors present faster switching and RF power detections thus enhance circuit response to high power pulses.
Conclusion
In this paper, we have designed and validated by simu lation a power limiter circu it based on zero b ias MESFET transistors and Schootky diodes. The first circu it based on one limiter stage achieves 12dB of isolation. The final optimized circuit achieves 25 dB of isolation while the insertion loss at low signal remains acceptable (around -1 dB). The circuit dimensions for the proposed frequency are: 48x38 mm². In comparaison to other power limiters in literatures, the proposed circuit presents the best performance in terms of limitation rate.
